

Homework 2: Intermediate Logic Gates

Objective:

Build the rest of the logic gates described in Chapter 1 (see list below), yielding a complete basic chip-set. The only building blocks that you can use in this project are primitive Nand gates and the composite gates that you gradually built on top of them in the last homework and this homework.

Grading method:

If the chip passes *all* the tests specified in the supplied test script, it receives 60% of the grade. 30% goes to it being well built (meaning your solution requires less chips than the canonical form), with the remaining 10% going towards documentation provided for each chip.

What do you turn in?

A Word document (or PDF) with screen shots of each of the working (or not) logic gates. You should also upload the documentation.pdf file (see Documentation Instructions for guidelines on how to do this) per Project Submission Guidelines.

<i>Chip</i>	<i>Working?</i>	<i>Well built?</i>
Mux	/ 3	/ 2
DMux	/ 3	/ 2
Not16	/ 6	/ 2
And16	/ 6	/ 3
Or16	/ 6	/ 3
Mux16	/ 6	/ 3
Or8Way	/ 6	/ 3
Mux4Way16	/ 6	/ 3
Mux8Way16	/ 6	/ 3
DMux4Way	/ 6	/ 3
DMux8Way	/ 6	/ 3
Subtotal	/ 60	/ 30
Documentation		/ 10

See <http://nand2tetris.org/01.php> for some tips/resources/tools (note that the assignment on the website is substantially different from the assignment that is described above, if you need clarification email your instructor. You will be graded based on this documents requirements).