, , , ,

[SOLVED] Digital logic cs211 assignment 3

$25

File Name: Digital_logic_cs211_assignment_3.zip
File Size: 301.44 KB

5/5 - (1 vote)

1. A sequential circuit has two JK flip-flops A and B and one input x. The circuit is described
by the following flip-flop input equations:
JA = x, KA = B
JB = x, KB = A’
a) Derive the state equations A(t + 1) and B (t + 1) by substituting the input equations for
the J and K variables.
b) Draw the state table and state diagram of the circuit.
2. Derive the input/state/output function, state table/diagram if applicable for the sequential
circuit shown in the block diagram blow. Explain the function that the circuit performs.
3. For the block diagram below
a) Derive the input/state/output function, state table/diagram of the sequential circuit if
applicable.
b) Is it a Mealy machine or a Moore machine? Why?
c) Construct a timing diagram for the circuit for an input sequence X = 101100.(Assume
that initially Q1 = Q2 = 0, X always change midway during the clock low level,
Complete the following waveform for Q1, Q2 and F.
4. For the following state table
a) Draw the corresponding state diagram.
b) Minimize the state table, show your procedures, and then draw the reduced table and
its corresponding state diagram.
c) Determine the output sequence for input sequence 01010010111 (from left to right)
with the original state table and the reduced state table, starting from a.
5. The following latch is constructed from OR, AND and NOT gate, P is always equal to Q’.
a) Construct a function table for the latch and describe the behavior. Show the procedure.
b) Draw a valid timing graph to represent the behavior of the latch by covering all the
valid combination of R and H. Pay attention to the forbidden state.

Reviews

There are no reviews yet.

Only logged in customers who have purchased this product may leave a review.

Shopping Cart
[SOLVED] Digital logic cs211 assignment 3[SOLVED] Digital logic cs211 assignment 3
$25