[Solved] CS2100-Tutorial 8 MSI Components

$25

File Name: CS2100_Tutorial_8_MSI_Components.zip
File Size: 301.44 KB

SKU: [Solved] CS2100-Tutorial 8 MSI Components Category: Tag:
5/5 - (1 vote)

D1. Given this Boolean function:F(A,B,C) = m(1, 2, 3)We want to implement this function using a 38 decoder with normal outputs as shown below. Point out the mistakes in the solution below.

D2. Given the following circuit comprising a 38 decoder with negated outputs and a 24 decoder with normal outputs, what is the Boolean function G(X,Y,Z)?

How would you label these two intermediateoutputs? (Use minterm or maxterm notation.)

D3. Given the following circuit comprising a one-enabled 24 decoder with normal outputs, what is the simplified SOP expression of Boolean function H(A,B,C)?

Tutorial Questions:1. Realize the following function with (a) an 8:1 multiplexer, and (b) a 4:1 multiplexer using the first 2 input variables as the selector inputs.F(X, Y, Z) = M(1, 5, 6) D(4)You may write complemented variables instead of drawing an inverter to derive it. If you have several choices for your answer, choose the simplest one (constant logic values 0 and 1 are simpler than literals). You may write x or d for dont-care values.What if we use the last 2 input variables as the selector inputs instead for the 4:1 multiplexer?

2. Given the following zero-enabled 24 decoder with negated outputs, how would you implement the Boolean function J(W,X,Y,Z) = M(2, 3, 6, 7) without any additional logic gates?

3. [AY2011/2 Semester 2 Exam question]You are to design a converter that takes in 4-bit input ABCD and generates a 3-bit output FGH as shown in Table 1 below.

Input OutputA B C D F G H00 0 0 0 0 01 0 0 0 111 1 0 0 1 01 0 0 1 111 1 1 1 0 00 1 1 0 100 0 1 1 1 00 1 1 1 1

S Y3Y2Y1Y00 J3J2J1J01 K3K2K1K0

Table 1 Table 2

You are given the following components:a. A Count-1 device that takes in a 4-bit input WXYZ and generates a 3-bit output C2C1C0 which is the number of 1s in the input. For example, if WXYZ = 0111, then C2C1C0 = 011 (or 3).b. A Count-0 device that takes in a 4-bit input WXYZ and generates a 3-bit output C2C1C0 which is the number of 0s in the input. For example, if WXYZ = 0111, then C2C1C0 = 001 (or 1).c. A quad 2:1 multiplexer that takes in two 4-bit inputs J3J2J1J0 and K3K2K1K0, and directs one of the inputs to its output Y3Y2Y1Y0 depending on its control signal S, as shown in Table 2 above.d. A 4-bit parallel adder that takes in two 4-bit unsigned binary numbers and outputs the sum.The block diagrams of these components are shown below:

Given the above 4 components, you are to employ block-level design to design the converter, without using any additional logic gate or other devices. You may observe that if A = 1, then the output FGH is simply the number of 1s in the input ABCD. You are to make your own observation for the case when A = 0.[Hint (not given in exam): You need only use one of each of the components. Complete the diagram below.]

4. Implement the following Boolean function using the fewest number of 24 decoder with 1-enable and normal outputs, and at most two logic gates.F(a,b,c,d) = m (0,1,3,4,6,7,8,9,11,12,14,15)(There is a solution with two decoders and one logic gate which is easy to obtain. A more challenging solution uses one decoder and two logic gates. We will discuss the former and leave the latter as an exercise for your own attempt.)

Reviews

There are no reviews yet.

Only logged in customers who have purchased this product may leave a review.

Shopping Cart
[Solved] CS2100-Tutorial 8 MSI Components[Solved] CS2100-Tutorial 8 MSI Components
$25