[SOLVED] 程序代写代做代考 This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).

This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).

addr/data: 8 8
0

——————————————————————————–
— HEIG-VD, institute REDS, 1400 Yverdon-les-Bains
— Project :
— File:
— Autor :
— Date:
—
——————————————————————————–
— Description :
—
——————————————————————————–

library ieee;
use ieee.std_logic_1164.all;
–use ieee.numeric_std.all;

entity VHDL_Component is
port(
——————————————————————————
–Insert input ports below
horloge_i: instd_logic;— input bit example
val_i: instd_logic_vector(3 downto 0); — input vector example
——————————————————————————
–Insert output ports below
max_o: out std_logic;— output bit example
cpt_o: out std_logic_Vector(3 downto 0)— output vector example
);
end VHDL_Component;

——————————————————————————–
–Complete your VHDL description below
architecture type_architecture of VHDL_Component is

begin

end type_architecture;

library ieee;
use ieee.std_logic_1164.all;

entity TCL_Generic is
port(
–Insert input ports below
horloge_i: instd_logic;— input bit example
val_i: instd_logic_vector(3 downto 0); — input vector example

–Insert output ports below
max_o: out std_logic;— output bit example
cpt_o: out std_logic_Vector(3 downto 0)— output vector example
);
end TCL_Generic;