[SOLVED] COMP 2432 Operating Systems Tutorial 7 Solution

$25

File Name: COMP_2432_Operating_Systems_Tutorial_7_Solution.zip
File Size: 442.74 KB

5/5 - (1 vote)

1. CPU Scheduling.
COMP 2432 Operating Systems Tutorial 7 Solution
11111 11112 22223 34445 55555
^ ^ ^ ^ 4 decisions Pid Burst Arr Prior Wait TR 190409

Copyright By Assignmentchef assignmentchef

2 5 1 7 8 13
3 2 2 2 12 14
4 3 3 7 13 16
5 6 4 4 15 21
Avg. 9.6 14.6
11111 11113 34442 22225 55555
^ ^ ^ ^ 4 decisions Pid Burst Arr Prior Wait TR 190409
2 5 1 7 13 18 322279
4 3 3 7 8 11
5 6 4 4 15 21
Avg. 8.6 13.6
12334 44222 25555 55111 11111
^^^^ ^ ^ ^ 7 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 16 25
2 5 1 7 5 10 322202 433714
5 6 4 4 7 13
Avg. 5.8 10.8
Prior (Unix/Linux)
11111 11113 35555 55222 22444
^ ^ ^ ^ 4 decisions Pid Burst Arr Prior Wait TR 190409
2 5 1 7 16 21 322279
4 3 3 7 19 22
5 6 4 4 7 13
Avg. 9.8 14.8
Prior (Windows)
11111 11112 22224 44555 55533
^ ^ ^ ^ 4 decisions Pid Burst Arr Prior Wait TR 190409
2 5 1 7 8 13
3 2 2 2 21 23
4 3 3 7 11 14
5 6 4 4 13 19
Avg. 10.615.6
Prior Preempt (Unix/Linux)
11331 11111 15555 55222 22444
^^^^ ^ ^ ^ 7 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 2 11
2 5 1 7 16 21 322202
4 3 3 7 19 22
5 6 4 4 7 13
Avg. 8.8 13.8
Prior Preempt (Windows)
12222 24441 11111 11555 55533
^^^^ ^ ^ ^ ^ 8 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 8 17 251705
3 2 2 2 21 23 433736
5 6 4 4 13 19
Avg. 9.0 14.0
RR, with quantum 5
11111 22222 33444 55555 11115
^ ^ ^ ^ ^ ^ 6 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 15 24
3 2 2 2 8 10
4 3 3 7 9 12
5 6 4 4 15 21 Avg. 10.2 15.2
RR, with quantum 4
11112 22233 44411 11555 52155
^ ^ ^ ^ ^ ^^^ 8 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 14 23
2 5 1 7 16 21 322268
4 3 3 7 7 10
5 6 4 4 15 21
Avg. 11.616.6
RR, with quantum 3
11122 23311 14445 55221 11555
^ ^ ^ ^ ^ ^ ^ ^ 8 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 13 22
2 5 1 7 13 18 322246
4 3 3 7 8 11
5 6 4 4 15 21
Avg. 10.615.6
RR, with quantum 2
11221 13344 22551 14255 11551
^ ^ ^ ^ ^ ^ ^ ^^^ ^ ^ ^ 13 decisions Pid Burst Arr Prior Wait TR
1 9 0 4 16 25
2 5 1 7 12 17 322246
4 3 3 7 11 14
5 6 4 4 14 20
Avg. 11.416.4

2. More CPU Scheduling.
FCFS 1111111111111111122222222223333344445555555555555
4 decisions
Pid BurstArrPriorWaitTRResp
P117 0 4 017 8.5
7162621.0
2253027.5
7293331.0
4324538.5
20.430.225.3
SJF 1111111111111111144443333322222222225555555555555
4 decisions
Pid BurstArrPriorWaitTRResp
P117 0 4 017 8.5
7253530.0
2192421.5
7141816.0
4324538.5
18.027.822.9
SRT 1233333444422222222255555555555551111111111111111
^^^^^^ ^ ^
8 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4324940.5
P210 1 7 91914.0
P3 5 2 2 0 5 2.5
P4 4 3 7 4 8 6.0
P513 4 4162922.5
Avg. 12.222.017.1
Prior (Unix/Linux) 1111111111111111133333555555555555522222222224444
4 decisions
Pid BurstArrPriorWaitTRResp
P117 0 4 017 8.5
7344439.0
2152017.5
7424644.0
4183124.5
21.831.626.7
Prior (Windows) 1111111111111111122222222224444555555555555533333
4 decisions
Pid BurstArrPriorWaitTRResp
P117 0 4 017 8.5
7162621.0
2424744.5
7242826.0
4274033.5
21.831.626.7
Prior Preempt (Unix/Linux) 1133333111111111111111555555555555522222222224444
^^^^^ ^ ^ ^
8 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4 52213.5
P210 1 7344439.0
P3 5 2 2 0 5 2.5
P5 13 Avg.
7424644.0
4183124.5
19.829.624.7
Prior Preempt (Windows) 1222222222244441111111111111111555555555555533333
^^^^^^ ^ ^
8 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4143122.5
P210 1 7 010 5.0
P3 5 2 2424744.5
P4 4 3 7 81210.0
P513 4 4274033.5
Avg. 18.228.023.1
RR, with quantum 5 1111122222333334444555551111122222555551111155511
^^^^^^^^^^ 10 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4324927.5
P210 1 72333 9.0
P3 5 2 2 81310.5
P5 13 Avg.
7121614.0
4304331.5
21.030.818.5
RR, with quantum 4 1111222233334444111155552222311115555221111555515
^ ^ ^ ^ ^ ^ ^^ ^ ^^ ^ ^^ 14 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4314829.5
P210 1 7283824.0
P3 5 2 22227 8.5
P4 4 3 7 91311.0
P513 4 4324531.5
Avg. 24.434.220.9
RR, with quantum 3 1112223331114445552223311145552221115552111555115
^ ^ ^ ^ ^ ^ ^ ^ ^^ ^ ^ ^ ^^ ^ ^ ^ 18 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0 4314825.5
P210 1 7293919.0
P3 5 2 21621 6.5
P5 13 Avg.
7202411.0
4324532.5
25.635.418.9
RR, with quantum 2 1122113344225511334422551132255112255115511551151
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^^ 25 decisions
Pid Burst Arr Prior Wait TR Resp
P117 0
P210 1
P3 5 2
P4 4 3 71317 7.0
P513 4 4314431.5
4324931.5
7243420.0
2202514.5
Avg. 24.033.820.9

It can be observed that the number of context switching decisions is higher in preemptive scheduling when compared with non-preeptive scheduling. This should have been quite expected as each process may take more rounds to execute. The number of context switching decisions is higher in round-robin scheduling since processes are taking turn to use the CPU. Under robin-robin scheduling, the number of context switching decisions also goes up rapidly when the time quantum is reduced, especially when the burst time of processes becomes higher. This is again a natural expectation that it takes more CPU rounds for the processes to finish execution.
Optimal turnaround time is observed for SRT and SJF, as expected. The turnaround time would in general increase with smaller time quantum in round-robin as we probably would expect, but the trend actually would reverse when larger time quantum is used in this particular question. However, more cases should be studied before a conclusion could be drawn, e.g. by means of simulation of many varying cases. The waiting time is highly related to turnaround time and will show similar trend and behavior as turnaround time.
With respect to the response time, it can be seen that for most cases, the response time is about the average of waiting time and turnaround time, since it occurs right at the middle of the process execution. However, for round-robin, the response time is in general lower. This is also the rationale behind adopting round-robin in order to enhance response by giving the CPU to each process in turn.

3. Multi-level Scheduling. Fixed Priority Scheduling.
Summarizing
Q1: 11221 13344 22553 34455
Time Slicing Scheduling.
11122 23334 44555 22233 3445
Multi-level Feedback Queue: fixed priority
11221 13344 22553 34455
Queue 1 becomes empty at time 20
Processes on queue 2 can now begin
11122 23334 44555 22233 3445
Queue 2 becomes empty at time 44
Processes on queue 3 can now begin
Queue 2 becomes empty at time 49
Pid Burst Arr Prior Wait TR 1 7 0 16 23 212 1 33 45 313 2 34 47 4 9 3 31 40 5 8 4 32 40
Avg. 29.2 39.0
Multi-level Feedback Queue: time slicing
Pay attention to when each queue uses up its time slice
11221 13344 22
Queue 1 uses up its time slice at time 12
Processes on queue 2 can now begin, P1, P2 are there in that order
Queue 2 uses up its time slice at time 18
Queue 3 is empty at time 18
Queue 1 continues to use its next time slice
55 33445 5
Queue 1 becomes empty at time 26
Processes on queue 2 can now begin, P2, P3, P4, P5 are there in that order
Queue 2 uses up its time slice at time 32
Processes on queue 3 can now begin, P2 is there
Queue 3 becomes empty at time 34
Queue 2 continues to use its next time slice
Queue 2 uses up its time slice at time 40, but queue 1 and 3 are empty
Queue 2 continues to use its next time slice
Queue 3 continues to use its next time slice
Queue 3 becomes empty at time 49
Processes on queue 3 can now begin, P3 is there
Queue 2 becomes empty at time 46
Queue 3 uses up its time slice at time 48, but queue 1 and 2 are empty
Summarizing
Q1: 11221 13344 22
55 33445 5
2223 334 44555 33344 5
22 333
Pid Burst Arr Prior Wait TR 1 7 0 8 15 212 1 21 33 313 2 34 47 4 9 3 33 42 5 8 4 34 42
Avg. 26.0 35.8

CS: assignmentchef QQ: 1823890830 Email: [email protected]

Reviews

There are no reviews yet.

Only logged in customers who have purchased this product may leave a review.

Shopping Cart
[SOLVED] COMP 2432 Operating Systems Tutorial 7 Solution
$25